Dr. Yang presented his research at Symposium on VLSI Circuits 2023 (2023/06/16)

Presentation Title:
A Reference-Sampling PLL with Low-Ripple Double-Sampling PD Achieving -80-dBc Reference Spur and -259-dB FoM with 12-pF Input Load