JAPANESE
ENGLISH
Research
People
Publication
Dr. Yang presented his research at Symposium on VLSI Circuits 2022 (2022/06/14)
Presentation Title:
A 10-GHz Inductorless Cascaded PLL with Zero-ISF Subsampling Phase Detector Achieving -63-dBc Reference Spur, 175-fs RMS Jitter and -240-dB FOM
jitter