Dr. Xu presented his research at VLSI Symposium 2021 (2021/06/18)

Presentation Title: A 3.3-GHz 4.6-mW Fractional-N Type-II Hybrid Switched-Capacitor Sampling PLL Using CDAC-Embedded Digital Integral Path with -80-dBc Reference Spur