Design and Measurement of On-chip di/dt Detector Circuit for Power Supply Line

Toru Nakura[#], Makoto Ikeda*, Kunihiro Asada*



#Dept. of Electronic Engineering,
*VLSI Design and Education Center,
University of Tokyo, Tokyo, Japan

2004 AP-ASIC Designer's Forum

Background – di/dt and SI

- Power supply noise : L(di/dt), RI noise
- EMI noise : caused by di/dt
- Substrate noise : related to power noise
- Need to measure di/dt



Block Diagram

- L2 picks up the di/dt, induce the voltage
- Amplifier amplifies/output the voltage



Whole Circuit / Meas. Setup



Chip Photograph

- 0.35um 3ML 2P standard CMOS
- The chip is mounted on a Cu board



Waveforms #1



Waveforms #2



Summary

- On-chip di/dt detector is demonstrated
- It consists of a power supply line, underlying spiral inductor, an amplifier
- di/dt waveforms obtained from the di/dt detector and the resistor agree well
- Current waveform can be calculated by integrating the detector output by time

Small Slides

Mutual Inductor

0.35um, 3ML standard CMOS process



Equivalent Circuit

Extracted by FastHenry



Amplifier/Output buffer

 Gain: 0.39, fcut-off: 2.2GHz output linearly: ± 0.35V



Internal Circuit as Noise Source



Equations

$$V_{2} = K \sqrt{L_{1}L_{2}} \frac{dI_{1}}{dt} \qquad V_{s1} - \left(1 + \frac{R_{s}}{R_{t}}\right) V_{s2} = R_{s}I_{1}$$

$$V_{didtOut} = GV_{2} = GK \sqrt{L_{1}L_{2}} \frac{dI_{1}}{dt}$$

$$\frac{dI_{1}}{dt} = \frac{1}{GK \sqrt{L_{1}L_{2}}} V_{didtOut} = A_{v2didt} V_{didtOut}$$

$$A_{v2didt} = \frac{1}{GK \sqrt{L_{1}L_{2}}} \qquad \frac{dI_{1}}{dt} = A_{v2didt} \sqrt{V_{amp_outRange_lin}}$$

$$I_{1} = A_{v2didt} \int V_{didtOut} dt + C \qquad \frac{dI_{1}}{dt} = A_{v2didt} V_{didtOut_res}$$

- L1=0.5nH, L2=14.4nH, K=0.67, G=0.385,
- Rs=0.78Ω, Rt=50Ω
- Vamp_lin= ± 0.35V, di/dt_range= ± 0.5x10⁹A/s

di/dt Detector Impedance



sensitivity can reduce the voltage drop

Decoupling Capacitor Effects



Activation, M dependence

