Wang received the d.lab-VDEC Design Award (2025/9/27)

Title:
Design of a Discrete-time ΔΣ ADC Using Fast Self-Quenching Floating Inverter Amplifier with Sampling Noise Cancellation